Abstract-In this paper we present the working principle and the design criteria of the Controlled-Drift Detector, a novel device suitable for the simultaneous measurement of energy and twodimensional position of X rays. In the Controlled-Drift Detector the pixel structure typical of a charge-coupled device and the fast readout typical of a silicon drift detector are joined. When the radiation is to be detected, suitable potential barriers are generated to prevent the drift of the signal electrons that are confined within a matrix of integration wells. The potential barrier which prevents the drift is selectively removable to allow the fast transport of the confined signal electrons to the readout electrodes by means of a static drift field. In principle such a device can achieve excellent energy resolution and readout times of some tens of microseconds. Three different confining mechanisms that allow control of the drift of the stored electrons are studied, and their advantages and drawbacks are discussed. First prototypes of the Controlled-Drift Detector are currently in production.
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I. INTRODUCTION

S
ILICON detectors suitable for the simultaneous twodimensional (2-D) position and energy measurement of X rays are required in several applications [1] - [3] .
In the field of X-ray astronomy fully depleted pn-CCD's have been developed and tested [4] . Their energy resolution is high due to the low output capacitance of the readout electrode, and their 2-D position resolution is determined by the pixel size. The shift frequency of a charge-coupled device (CCD) can be limited by the time needed to transfer the signal charge from one pixel to the contiguous one (transfer time) or by the time needed to process the signal of each pixel (processing time). The minimum transfer time is set by the required transfer efficiency or by the allowed power dissipation, while the processing time depends on the required energy resolution. In spectroscopic astronomical applications the shift frequency is typically limited by the processing time to about 100 kHz for full-frame readout. Higher shift frequencies can be reached when the processing time is not the limiting factor. Shift frequencies up to about 10 MHz (corresponding to an average transfer velocity of the charge packets of 0.15 cm/s) have been tested in pn-CCD's [5] .
A faster transfer velocity of the signal charge is achievable with a Silicon Drift Detector (SDD) [6] , [7] in which the signal electrons are continuously carried toward the collecting electrode by a static drift field. Drift fields in the range 200-1000 V/cm have been tested, corresponding to measured drift velocities of about 0.3-1.3 cm/s [8] . In order to determine the position of the ionizing event, SDD's require a reference signal synchronous with the interaction time instant. With X rays this reference signal must be provided by the SDD itself. One way to obtain a reference signal by exploiting the induction of the holes on the field electrodes has been proposed and tested [6] . However, in order to have a high spatial resolution a large number of readout channels for the signals induced by the holes is needed. Moreover, a high eventrate capability is limited due to a possible occurrence of ghost events.
In this paper we present the concept of a novel device for X-ray 2-D position and energy measurements, the ControlledDrift Detector (CDD). In the new device the pixel structure typical of a CCD and the fast readout typical of an SDD are joined. During the integration time the electrons generated by an impinging X ray are collected and confined in the nearest local potential minimum (pixel), as it occurs in a CCD. During the readout time the electrons stored in the pixel are drifted toward the collecting electrode by means of electrostatic fields, like in an SDD, and the output signal is processed by the front-end electronics. The reference signal synchronous with the ionizing event is not required. Drift times comparable with the ones previously tested in SDD's are expected. For a 1-cm long-detector a maximum drift time of about 3 s can be obtained with a drift field of 300 V/ cm. With a signal processing time of 10 s, typical in spectroscopic applications, readout times of 13 s can be obtained. Assuming that the charge integration time is 15 times the readout time, the integration/readout cycle in the CDD is completed every s, corresponding to operation frequencies of about 5 kHz. The readout electrode of the CDD has low output 0018-9499/97$10.00 © 1997 IEEE capacitance independent of the active area, like SDD's and pn-CCD's. Noise performance comparable to the ones measured with SDD's and fully depleted pn-CCD's should therefore be achievable.
Section II summarizes the principle of operation of the new device and describes the general idea we followed to confine the signal charge and to control its drift toward the collecting anodes.
Sections III-V illustrate three different ways to implement the controlled-drift concept. The CDD designs here presented have been developed under the constraint of full compatibility with the starting material and the technological production steps of the fully depleted pn-CCD produced at the MaxPlanck-Institut Halbleiterlabor.
II. PRINCIPLE OF OPERATION
The CDD is essentially an SDD in which it is possible to prevent the drift of the electron cloud by confining, during the so-called integration time, the signal charge in local potential minima created by means of a suitable electrostatic potential configuration. In this operating condition the CDD behaves like a fully depleted pn-CCD during the integration phase.
At the end of the integration time, the confining barrier along the drift direction is removed and the electrons are allowed to drift toward the collecting electrode at constant velocity. The confining potentials along the direction transverse to the drift and along the detector depth still limit the broadening of the electron cloud during the drift.
The basic structure of the new detector is constituted by a thick high-resistivity n-type substrate (280-m thick, 3 k cm for the available semiconductor wafer) on which a thinner lower resistivity n-type epitaxial layer (15-m thick, 50 cm for the available semiconductor wafer) has been grown. The n collecting anodes and the p field strips are implanted on the top of the epitaxial layer (front side of the detector). A continuous p layer implanted on the bottom of the substrate (back side of the detector) is used as the entrance window of the X rays. The n collecting anodes, the field strips, and the uniform back contact are biased in such a way as to fully deplete the wafer and to have the drifting channel for the signal electrons within the epitaxial layer.
The confinement along the detector depth ( ) is due to the parabolic potential produced by the depletion of the silicon bulk from both sides. The confinement of the signal charge in the two directions parallel to the detector surfaces, called henceforth lateral direction ( ) and drift direction ( ), is obtained by superposing a proper surface perturbation to the depletion and drift potentials of the classical SDD. This potential perturbation propagates along the detector depth ( ) and can be used to confine the signal electrons. For the sinusoidal potential perturbation at the front surface ( ), the perturbation in the detector volume is given by the solution of the Laplace equation which, for and , can be approximated as
At any depth , the perturbation along the lateral direction creates a potential barrier for the electrons, , equal to the peak-to-peak amplitude . The perturbation along the drift direction instead produces a barrier for the electrons only if the amplitude of the electric field perturbation , calculated at the depth of the minimum of the potential energy ( ), is greater than the drift field. The limiting condition can be written in terms of potentials as (2) where is the potential difference applied to contiguous p strips. In order to obtain stable potential barriers, possible surface instabilities [9] must be minimized. This can be achieved effectively by field-plating the oxide regions.
It should be pointed out that practical perturbations do not really impose a sine dependence at the detector surface, therefore (1) should be a sum of sine terms of which the one shown is the fundamental. The th order harmonic is subject to an attenuation along the depth of the semiconductor given by the th power of the exponential factors in (1) . At a sufficient depth from the surface, therefore, (1) can still provide a quantitative estimate of the potential barriers. For example, anticipating one of the design solutions (see Section III), a sequence of field strips and oxide layers can be used to produce a perturbation along the drift direction, useful for electron confinement. In this case at the depth m the potential barrier estimated by means of (1) is within 10% of the exact value for a pitch of the field strips of 30 m. A practical way to generate a perturbation along the drift direction, having a period longer than the pitch of the field strips, is obtained by biasing the field strips to reproduce approximately the cycles of a sinusoidal ripple (see Section IV). Considering six field strips per cycle, corresponding to a fundamental period of 180 m, the contribution of higher order harmonics to the potential barrier at the depth m is negligible (1%). In all the CDD designs presented in this paper, the perturbation in the direction transverse to the drift direction ( ) is obtained by means of an array of regions of deep p-implants ("channel-stops"), as already experimented successfully in the multi-linear silicon drift detector (MLSDD) [10] , [11] and in the fully depleted pn-CCD [12] . The doping profile of the deep p-implant (boron, energy 520 keV, dose 3 10 cm ) is maximum at a depth of about 1.12 m. The implant parameters are chosen to assure that the deep p-implant is not fully depleted when it is realized in combination with the shallow p implant of the field strips. In this case the undepleted deep p-implant is electrically connected to the overhanging shallow p implant, and its effect is equivalent to a higher reverse voltage at the semiconductor surface, as shown in [10] .
The perturbation along the drift coordinate must be selectively removable to prevent or allow the drift of the charge. To this aim we propose three different solutions to achieve the complete confinement of the charge in the presence of a drift field: the so-called "CDD-back driven," "CDD-front driven," and "CDD-lateral drift," described, respectively, in Sections III-V.
III. CDD-BACK DRIVEN
A scheme of the CDD-back driven and of its working principle is shown in Fig. 1 . The p field strips of the front side are biased with linearly increasing negative potentials going farther from the collecting electrodes as in the classical SDD. The periodic potential perturbation along the drift coordinate ( ) is due to the sequence of field strips and oxide layers of the front side. The period of the perturbation along therefore equals the pitch of the field strips. The potential perturbation attenuates moving from the front surface toward the depth of the semiconductor as described approximately by (1) for the fundamental harmonic. Down to a given depth the amplitude of the potential perturbation is enough to prevent the drift of the signal electrons. The integration condition is obtained when the minimum of the potential energy along is within this thickness. The drift condition is obtained when the potential energy minimum is deeper in the semiconductor so that the confining barrier along the drift coordinate disappears. The transition between the integration and drift conditions is achieved changing suitably the potential at the back contact. In correspondence with the potential minimum, the potential barrier along the direction must be sufficient to prevent the lateral broadening in both operating conditions, that is also for depths at which the barrier along the drift has already disappeared. This is achieved if the pitch along the direction is larger than the pitch along the direction.
The potential in the volume of the detector has been studied by means of a 3-D solver of the Poisson equation [13] , which assumes the full depletion of the silicon bulk. The regions of deep p-implant, that are not fully depleted, were taken The potential distributions for the two operating conditions are plotted in Fig. 2(a) and (b). Fig. 2(a) shows the cross section (parallel to the detector surface) at a depth of 5.2 m from the front side in the integration condition. The local minima for the charge collection are clearly visible. The height of the barrier along the drift coordinate is about 200 mV, while the barrier along the lateral coordinate is 760 mV under a p strip and 555 mV under the oxide. The electron charge stored in these minima extends mainly along the lateral direction in a wire-like distribution.
To estimate the full-charge capacity we used a 2-D simulator that solves the system of Poisson equation and continuity equations for electrons and holes [14] . For the case of the CDD-back driven we simulated a cross section in the plane in the middle of a drift channel (in bold in Fig. 1 ) as the potential barriers along the drift are the limiting ones. The number of electrons stored in the pixel (per unit length in the third direction, ) was obtained by integrating the electron density in the pixel region for different values of the bulk generation rate. Using artificially high generation rates we could simulate the effect of an increasing number of electrons in the pixel. The maximum number of storable electrons (fullcharge capacity) is defined as the one at which the potential barrier (the one preventing electron escape) has dropped down to three times the thermal voltage. For the CDD-back driven we obtain about 24 000 electrons, corresponding to an X-ray of 86 keV. Fig. 2(b) shows the cross section at a depth of 11.4 m from the front side in the drift condition. The electrons are free to drift in the channels created by the deep p-implants toward the anodes. The barrier for the lateral confinement is now about 610 mV under a p strip and 570 mV under the oxide.
In Fig. 3 the potential barriers along the drift direction and along the lateral direction (under a p strip) are plotted as a function of the depth in the epitaxial layer from the front surface. Having chosen , at a depth of 10 m or greater, a confining barrier in the lateral direction ( ) still exists while the barrier in the drift direction ( ) is no longer present. In the same figure the average drift velocity normalized to the unperturbed drift velocity ( ) is also shown. It is clear that the average velocity is nonzero only at a depth where the barrier in the drift direction is absent. The depth at which the potential barrier along the drift disappears, defined by (2), divides the epitaxial layer into two regions. In the first one, closer to the surface, the average drift velocity is zero. In the second one, farther from the surface, the average drift velocity is nonzero and, deeper in the semiconductor, it approaches asymptotically the unperturbed drift velocity as the perturbation along the drift direction vanishes [15] . The region closer to the surface is the one useful for the integration of the signal electrons (integration region); the other one allows the drift with lateral confinement (drift region).
The integration region cannot extend too close to the detector surface, otherwise signal electrons are collected by possible local minima at the oxide-semiconductor interface. The maximum depth useful for the integration is smaller than and is set by the minimum height of the barrier along the drift required to store the signal electrons.
The maximum depth useful for the drift region is set by the requirement of having a sufficient barrier for the lateral confinement. The requirement of a minimum average drift velocity defines the minimum depth useful for the drift condition. A slightly further reduction of the useful thickness for the integration and drift regions should be also considered due to the finite size of the signal electron distribution along .
As we go farther away from the collecting electrode along the drift direction the negative potential on the front side of the detector increases, while on the back side the potential is constant. Correspondingly, the potential minimum along moves away from the front side. The maximum length of the device is, therefore, limited by the thinner of the two regions (integration and drift region). For the presented case, with the detector biased at a drift field of 333 V/cm, the thickness of the integration region is of 2.6 m, limiting the maximum device length to about 0.3 cm. A longer device can be realized by dividing the back contact into several electrodes with pitch of about 0.3 cm biased at different voltages.
One critical point of the design of the CDD-back driven is that the confining barrier along the drift coordinate is affected by the oxide properties and in particular by the charge density at the silicon-oxide interface. The spread of this parameter depends on the available technology, and an excessive spread may spoil the reproducibility of the device characteristics.
Another critical point in this design is the transition between the integration and the drift condition. The amplitude of the voltage step to be applied to the back contact can be large due to the higher doping of the epitaxial layer with respect to the substrate. In the available starting material the doping concentration of the epitaxial layer is about 60 times the doping of the substrate. In this case the switching between the integration and drift conditions (and vice versa) requires a voltage step of about 200 V. The voltage step required for the transition decreases linearly by reducing the doping concentration of the epitaxy.
As the strips on the front side are capacitively coupled to the back contact and are biased through the high impedance voltage divider, the potential minimum along reaches the new depth with a finite time constant. The duration of this transient must be shorter than the required resolution in the measurement of the drift time (e.g., 43 ns for a position resolution along the drift coordinate of 180 m, six times the p strip pitch). The switching transient can be minimized by bypassing to ground an adequate number of p strips. Circuit simulations of the transient have been performed with PSPICE 1 taking into account the equivalent circuit of the detector, with typical values of the interelectrode capacitances and 10-k interstrip resistors, and the parasitics of the interconnections to evaluate the lowest number of additional capacitors required. One capacitor added every six strips reduces the maximum amplitude of the step transmitted to the front side from about to (1/3) and reduces the time constant from about 2 s to 10 ns.
IV. CDD-FRONT DRIVEN
In this type of CDD the confining barrier along the drift direction is obtained by properly modifying the potential of some of the p field strips with respect to the drift biasing scheme, in which the p field strips of the front side are biased with linearly increasing negative potentials going farther from the collecting electrodes.
A particular biasing scheme, in which a sinusoidal modulation is superposed to the linearly growing negative potentials of the p strips, is shown in Fig. 4 . The period of the modulation is six times the pitch of the p field strips and gives the length of the integration pixel. Different shapes of the potential modulation could have been chosen. However, the sinusoidal-like modulation shape propagates deeply enough in the bulk to ensure a good confining barrier and minimizes the potential difference between contiguous strips, which is an advantage for the technological realization. Fig. 5 shows the potential profiles along the drift direction at the detector surface and at a depth of about 12 m obtained from a 2-D simulation. In the integration condition a sinusoidal modulation with amplitude equal to three times the potential difference applied to contiguous p strips is superposed to the drift biasing scheme. The corresponding potential profile (continuous line) at the depth where the potential minimum along is located ( m from the front surface) shows a potential barrier along the drift coordinate of about 1.2 V. In the drift condition the potential profile (dashed line) at the same depth allows the drift with an average electron velocity about 0.7 times the unperturbed drift velocity.
The biasing scheme for both the integration and the drift conditions can be realized, for instance, by means of a linear resistive divider and analog switches integrated on the same substrate of the detector. In Fig. 6 a scheme Alternatively, the biasing scheme can be implemented by providing three highly matched resistive dividers. Each divider is connected to two of the six strips of an integration pixel. The biasing scheme for the integration condition is realized by suitably changing the potentials of each node of the first and second divider of the voltages and ( ), respectively, and by keeping the nodes of the third divider at a fixed potential. This alternative solution allows one to select continuously the amplitude of the potential modulation ( ) to be superposed to the drift bias. For both implementations of the biasing scheme the voltage change required for the switching must be supplied at low impedance to an adequate number of nodes of each divider to minimize the duration and amplitude of the transient.
In the integration condition the potential difference between the p strips is the superposition of the drift voltage and the potential modulation required to generate the drift barrier. The maximum potential difference that can be applied between adjacent p field strips is limited by the onset of either punch-through or avalanche currents. This constraint limits the value of the maximum drift field (proportional to the maximum drift voltage) for a given drift barrier.
One significant advantage of this design is the flexibility in the design of the amplitude and period of the surface modulation. This allows the achievement of large values of the potential barrier also along the drift direction at depths where surface effects are fully negligible.
The full-charge capacity of the CDD-front driven has been estimated in the same way as in the CDD-back driven. We simulated a cross section of the detector in the plane perpendicular to the drift direction and underneath a p field strip, as the lateral barriers generated by the channel-stops are the limiting ones for this design. The estimated maximum storable charge in the pixel is about 10 electrons.
V. CDD-LATERAL DRIFT
The front side of the CDD-lateral drift is shown schematically in Fig. 7 . It consists of 1-D arrays of integration pixels (140-m wide and 150-m long), each flanked with a drifting channel (60-m wide) for the readout of the signal electrons.
The confining barriers, both in the drift and lateral directions, are obtained by means of suitable structures of deep p-implants and deep n-implants. The fully depleted deep nimplants increase locally the positive space charge, creating, therefore, potential wells for the electrons. The combination of deep n-implants and deep p-implants allows sufficient potential barriers along the drift direction.
The transfer of the signal charge from an integration pixel to the adjacent drift channel is obtained by removing the lateral barrier that separates the pixel from the drift channel. This charge transfer mechanism is similar to the one previously developed by Philips for an image sensor for visible-light applications [16] . Each p field strip is segmented in pads of suitable length to define the surface potential in the pixel region and in the channel region independently. A suitable positive potential is applied to the pads defining the drift channel potential with respect to the pads defining the pixel potential to remove the lateral barriers between the pixel minima and the adjacent drift channels. To optimize the transverse fringing field, the integration minimum was designed in close proximity to the drift channel. The cross sections in the minimum energy plane ( m) of the potential energy of the electrons for the two operating conditions are shown in Fig. 8(a) and (b), respectively.
During the integration time [ Fig. 8(a) ] the pads forming a p field strip are at the same potential and the strip potential increases linearly going farther from the collecting electrodes as in the classical SDD. The structures of deep p-and nimplants (boron 520 keV, 3 10 cm , projected range 1.12 m; phosphorus 520 keV, 4 10 cm , projected range 0.65 m) create local minima useful for the integration in the pixel regions while in the drift channel regions the potential is monotone along the drift coordinate and a saddle point separates the bottom of the channel from each integration minimum. To define the actual borders between the pixels and the drift channels, we have calculated the electron trajectories for several interaction points to find the points where the signal electrons decide to fall into the pixel or into the drift channel (bifurcation points). The calculated borders are shown in Fig. 8(a) with dashed lines. The designed drift field in the drift channels is about 300 V/cm.
The trajectories of the centroid of the electron cloud, relative to seven different interaction points of the X ray within the integration pixel, are also shown in Fig. 8(a) . All the trajectories are focused into the integration minimum (point A) within less than 100 ns. The steady-state electron distribution in the integration minimum has a rms width of about 2 m, both in the and directions, and is separated from the drift channel by a minimum potential barrier of about 450 mV. Fig. 8(b) shows the potential energy in the same plane m during the drift condition. A potential difference of 3.5 V is applied to the pads in the channel regions with respect to the pads in the pixel regions. The lateral confining barrier, realized by the deep p-implant, has disappeared. In place of the local minima there is a transverse fringing field able to transfer the signal charge to the drift channel where it is continuously transported toward the collecting anodes. The trajectory of the centroid of the electron cloud is also shown in the figure. The transfer time from point A to the point marked with B, where the average electron velocity equals the drift velocity in the channel, is 15 ns.
The transfer time (from the pixel minimum to the contiguous drift channel) and the related transfer efficiency are the critical parameters of this design. In order to have nonambiguous position measurements along the drift direction, the time needed for the charge transfer must be shorter than the time required for the charge to cover a pixel length during the drift (about 36 ns at a drift field of 300 V/cm). No optimization of the layout to maximize the charge transfer efficiency was done in the presented design. Monte Carlo simulations of the integration and readout phases show that the complete charge transfer efficiency of this design is greater than 92%.
One disadvantage of this design with respect to the others is that the drift channels constitute a dead region in the device active area. However, the fact that the integration pixels are spatially distinct from the drift channels makes it possible to start a new integration period right after the signal charge has been transferred into the drift channel. The subsequent time needed to transport the signal charge to the collecting anodes and the processing time would be superposed with the next integration time.
The possibility to control the properties of the electron confinement by a proper design of the structures of the deep implants is an advantage of this type of CDD. Deep implantation is a well-tested technology in the detector fabrication process and allows one to generate stable potential profiles.
The full-charge capacity has been estimated as previously done for the first two designs. The maximum storable charge is estimated to be greater than 10 electrons.
VI. CONCLUSIONS
The concept of a new detector for the simultaneous measurement of energy and 2-D position of X rays has been presented and discussed. The CDD joins the pixel structure, typical of a CCD and the fast readout, typical of an SDD. Differently from the concept of the CCD, the CDD is based on static field configurations, one for each of the two operating conditions (i.e., one for the integration of the signal charge and one for the continuous transport of the signal charge toward the readout electrodes). The absence of clocked signals, required in a CCD for the transfer of the stored charge, reduces the dissipated power and improves the transfer efficiency.
The maximum drift velocity in the CDD is limited by the maximum static drift field that can be applied. The time needed to carry the signal charge toward the readout electrodes in the new detector is lower than the transfer time required in a pn-CCD for an equivalent energy resolution. For a 1-cmlong CDD with a drift field of 300 V/cm, the total drift time is about 3 s. For typical spectroscopic applications readout times of few tens of microseconds can be obtained. Assuming that the charge integration time is 15 times the readout time, operation frequencies greater than 1 kHz are achievable. Noise performance comparable to the ones measured with SDD's and fully depleted pn-CCD's should be achievable by the CDD due to the low output capacitance of the readout electrode.
The new detector allows unambiguous 2-D position measurements as it avoids problems related with ghost events (usually occurring in classical SDD's that use the signal induced by the holes for the reference signal), since the reference signal is no longer required.
The CDD concept is essentially based on the possibility of controlling the drift of the signal electrons by means of potential barriers that can be selectively removed. Three different possible mechanisms to implement confining barriers are proposed in this paper. Three-dimensional numerical simulations have been carried out to study the potential barriers generated either by means of deep p-implants in possible combination with deep n-implants or by suitable biasing schemes of the field electrodes.
Three different implementations to control the drift of the stored signal electrons are presented and designed and their advantages and drawbacks compared.
The full-charge capacity obtained for the CDD-front driven and the CDD-lateral drift (10 10 electrons) is similar to the one of a pn-CCD of comparable geometry [12] . The fullcharge capacity obtained for the CDD-back driven (24 000 electrons) is lower due to the smaller potential barriers along the drift that can be generated by the oxide gaps. This is also because in the CDD-back driven the period of the potential perturbation along the drift (i.e., the pixel side) is equal to the pitch of the p strips, while it is in the CDD-front driven and in the CDD-lateral drift. Prototypes of the three different implementations of the CDD are currently in production at the Max-Planck-Institut Halbleiterlabor.
